Resume of Monte J. Dalrymple

systemyde.com

The Web home of Systemyde International Corporation

Resume of Monte J. Dalrymple

Education:
	BSEE (with highest honors) 1977, University of California, Berkeley
	MSEE 1981 (advanced to candidacy 1978) University of California, Berkeley

Experience:
	Systemyde International Corporation 1995-present. Founder of company.
		Rabbit 5000:	Lead designer of this fourth-generation microprocessor. (CPU enhanced with a true 16-bit bus, flyby DMA controller, 10/100BASE-T, and 802.11 b/g). The 10/100 and WiFi were externally-supplied IP.
		Y180-S:	Designer of this special clone of the Z180 CPU. (Safe-state version for space applications).
		Rabbit I/O:	Designer of this multi-function I/O chip. (Counting, timing, PWM, Quadrature decode).
		Rabbit 4000:	Designer of this third-generation microprocessor. (CPU enhanced to 32 bits internally, optional 16-bit external bus, integrated DMA controller, and 10BASE-T network port).
		Y8002:	Designer of this synthesizable clone of the Zilog Z8002 16-bit microprocessor.
		Rabbit 3000:	Designer of this second-generation microprocessor (Enhanced CPU plus expanded complement of peripherals).
		Z80-SIO:	Designer of this synthesizable version of the Z80-SIO.
		Rabbit 2000:	Designer of this enhanced Z180 microprocessor (CPU plus full complement of peripherals).
		DMA:	Architect and designer of a 32-bit DMA controller for an FPGA vendor.
		UART:	Designer of a 8250/16450 compatible UART for an FPGA vendor.
		Y180:	Designer of this synthesizable clone of the Z180 microprocessor (CPU only).
	Zilog, Inc. 1978-1995. Held positions as a Design Engineer, Senior Engineer, Staff Engineer, Senior Staff Engineer, Project Leader, Fellow, Director of Architecture, and Senior Technology Fellow. Supervised from one to twenty-five engineers and layout designers at different times, working on these projects:
		Z89300:	Consulting engineer for this family of television controllers. These devices contain an embedded DSP and control all aspects of TV operation.
		Z87001:	Consulting engineer for this single-chip spread-spectrum telephone chip. This device contains an embedded DSP to control all aspects of the telephone operation.
		Z380:	Architect and a designer of this microprocessor, a 16/32 bit upgrade of the original Z80 microprocessor.
		Z86C93:	Designer of the search engine for this Hard Disk controller. The search engine manages the cache on the hard disk controller.
		Z16C32:	Architect and a designer of the IUSC. This 10Mbit/sec serial controller contains an intelligent DMA to manage the data transfer.
		Z16C35:	Architect and designer of the ISCC. This chip joins the Z85C30 SCC with a DMA controller.
		Z85C80:	Designer of this combination of the Z85C30 SCC and a SCSI controller.
		Z16C30:	Architect and a designer of the USC. An advanced 10MBit/sec multi- protocol serial controller.
		Z85C30:	Contributed to the CMOS conversion of this device by an outside design house.
		Z280:	Contributed to the design of this microprocessor. I designed the UART, memory control, cache control, and refresh control, and debugged the execution unit.
		Z8003:	Contributed to the design of this microprocessor. I was primarily responsible for the simulation of the device, using an in-house simulator.
		Z8015:	Verified the logic design of this Memory Management Unit. This predated simulators and was done entirely by hand.
		Z8530:	Designer of this Serial Communications Controller. I designed the device, did most of the layout, wrote the tech manual and the test programs.

Skills:
	Experienced Verilog HDL user.
	Experienced Synopsys and Synplicity synthesis tool user.
	Actel and Xilinx FPGA Design tools.
	C, BASIC and assembly language for Z80/Z180, Z8000 and Rabbit microprocessors.
	Familiar with most serial protocols, at least at the bit level.
	Amateur Extra amateur radio license (KR6DC).
	GMDSS Maintainer commercial radio license (DM00000647).

Professional Associations:
	Member IEEE, ARRL, Phi Beta Kappa, Tau Beta Pi and Eta Kappa Nu.

Patents and Publications:
	15 U.S. patents granted.
	Robotics Made Easy, Circuit Cellar Ink, March 2008
	Designing for Hostile Environments, Circuit Cellar Ink, January 2008
	Cyclic Redundancy Check, Circuit Cellar Ink, August 2006
	Third Generation Rabbit, Circuit Cellar Ink, January 2006
	Rolling Your Own Microprocessor: Part 2, Circuit Cellar Ink, October 1999
	Rolling Your Own Microprocessor: Part 1, Circuit Cellar Ink, September 1999
	Updating a Classic: the Z80380 Microprocessor, Circuit Cellar Ink, February 1996
	Towards a Serial Communications Subsystem: the Z-SCC, COMPCON 1980

03/09/2008